Home Advanced Search

Advanced Search - Page 1

Designing Digital Computer Systems with Verilog
  • PDF
  • English
  • Year: 2005
  • Author: David J. Lilja, Sachin S. Sapatnekar
Timing
  • PDF
  • English
  • Year: 2004
  • Author: Sachin S Sapatnekar
Handbook of Algorithms for Physical Design Automation
  • PDF
  • English
  • Year: 2008
  • Author: Charles J. Alpert, Dinesh P. Mehta, Sachin S. Sapatnekar
Handbook of algorithms for physical design automation
  • PDF
  • English
  • Year: 2009
  • Author: Sachin S. Sapatnekar; Charles J. Alpert; Dinesh P. Mehta (eds.)
Timing
  • PDF
  • English
  • Year: 2004
  • Author: Sachin Sapatnekar
Timing
  • PDF
  • English
  • Year: 2010
  • Author: Sachin Sapatnekar
Timing Analysis and Optimization of Sequential Circuits
  • PDF
  • English
  • Year: 1999
  • Author: Naresh Maheshwari, Sachin S. Sapatnekar (auth.)
Routing Congestion in VLSI Circuits: Estimation and Optimization (Series on Integrated Circuits and Systems)
  • PDF
  • English
  • Year: 2007
  • Author: Prashant Saxena, Rupesh S. Shelar, Sachin Sapatnekar
Design Automation for Timing-Driven Layout Synthesis
  • PDF
  • English
  • Year: 1993
  • Author: Sachin S. Sapatnekar, Sung-Mo Kang (auth.)
Routing Congestion in VLSI Circuits: Estimation and Optimization
  • PDF
  • English
  • Year: 2010
  • Author: Prashant Saxena, Rupesh S. Shelar, Sachin Sapatnekar
search